“A BIT-SERIAL ARCHITECTURE FOR A MULTIPLIERLESS DCT”. Journal of Information and Communication Technology, vol. 2, no. 1, May 2003, pp. 15-30, https://e-journal.uum.edu.my/index.php/jict/article/view/8017.