[1]
S. Choomchuay and S. Timakul, “A Bit-Serial Architecture for a Multiplierless DCT”, JICT, vol. 2, no. 1, pp. 15–30, May 2003, doi: 10.32890/jict2003.2.1.2.