[1]
“A BIT-SERIAL ARCHITECTURE FOR A MULTIPLIERLESS DCT”, JICT, vol. 2, no. 1, pp. 15–30, May 2003, Accessed: May 30, 2026. [Online]. Available: https://e-journal.uum.edu.my/index.php/jict/article/view/8017