A BIT-SERIAL ARCHITECTURE FOR A MULTIPLIERLESS DCT. Journal of Information and Communication Technology, v. 2, n. 1, p. 15–30, 28 May2003.