1.
A BIT-SERIAL ARCHITECTURE FOR A MULTIPLIERLESS DCT. JICT. 2003;2(1):15-30. Accessed May 30, 2026. https://e-journal.uum.edu.my/index.php/jict/article/view/8017